

DOCK 8229-018-27 CIP

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

IN RE APPLICATION OF: JAMES A. HUNTER, ET AL. ART UNIT: 2872

SERIAL NO.: 10/050,994 EXAMINER: AMARI, A.

FILING DATE: JANUARY 22, 2002

FOR: HIGH CONTRAST GRATING LIGHT VALVE

#### **DECLARATION OF JAMES A. HUNTER**

ASSISTANT COMMISSIONER FOR PATENTS PO BOX 1450 ALEXANDRIA, VA 22313-1450

SIR:

- I, James A. Hunter, do hereby declare and state that:
- I am a co-inventor of the subject matter claimed in the above-captioned patent application.
- 2. It is my understanding that one claim of the above-captioned patent application is directed to a reflective light processing element, which may be a grating light valve.
- 3. I further understand that the grating light valve of the invention includes, as separate elements, a substrate, a dielectric layer formed on the substrate, a conductive trace formed on the dielectric layer and a plurality of ribbons formed above the substrate and the conductive trace. The conductive trace allows charges trapped in the dielectric layer to escape.
- 4. I am informed that there is no specific purpose recited for this grating light valve, no

- specific function, but it is my general understanding, and was prior to December 1989, that a grating light valve is shown to work for its intended purpose when it is demonstrated that it can alter reflective light by movement from conditions of constructive to destructive interference. Specially, a grating light valve, or other light processing element, is shown to work when it modulates the amount of light reflected.
- 5. Submitted herewith as Exhibit A is a document that was employed at Silicon Light Machines prior to December 1989, referred to as a "runsheet." A runsheet identifies all processes that an actual product is subjected to. The runsheet that is Exhibit A is a runsheet for the preparation of the reflective light processing element having the features described above for the claimed invention of the above-captioned patent application. Exhibit B hereto is a spreadsheet prepared by me, that identifies the correlation between specific steps of the runsheet and a feature of the subject matter referred to above. Claim 1 also corresponds to Claim 1 of the above-captioned patent application.
- 6. The runsheet that is Exhibit A corresponds to the actual preparation of a prototype of the invention of Claim 1. As it was not a commercial run, nor prepared for a customer, many of the specific details, such as lot number and the like, were not incorporated. As set forth in Exhibit B, certain steps of the run sheet correspond to specific elements or recitations of Claim 1. Each of these is discussed below.
- 7. Thus, in steps 1 and 2, the runsheet begins with a silicon wafer, which corresponds to the "substrate" of Claim 1. In Step 2 a dry oxidation proceeds on the wafer, which forms an insulating dielectric (silicon dioxide) which corresponds to the recitation of Claim 1 that there be a "dielectric layer formed on the substrate."
- 8. In step 8 there is reference to deposition of ribbon material, followed in step 9 by the

- patterning (ribbon mask) to form "a plurality of ribbons" as required in Claim 1, which is specifically recited in step 11, a step described as the ribbon etch. Thus, an 850 angstroms silicon nitride and 500 angstroms silicon dioxide etch is performed, resulted in a plurality of ribbons, as indicated on the runsheet.
- 9. At runsheet step 17, the step referred to as a partial release, exposes the dielectric on the substrate without releasing the ribbons fully. This is for the purpose of forming a conductive trace on the dielectric layer. The contact mask of step 18 is a mask for forming the contact for a conductive trace on the dielectric layer.
- 10. Step 20 of the runsheet is a contact etch step, that is, etching a contact hole for the conductive metal trace formed on the dielectric layer which is formed in Step 21 of the runsheet, metal evaporation. Thereafter, the device comprises the substrate formed at the beginning, step 1, with a dielectric layer thereon, step 2. There is a plurality of ribbons with material deposited, masked and etched in steps 8, 9, and 11 with a conductive trace and contact for the conductive trace formed in steps 17, 18, 20, 21 and 22. Step 23 is a "final release" which releases the ribbons so as to permit movement from constructive to destructive interference conditions.
- 11. As can be seen, accordingly, by performing the process set forth in the runsheet as was done at Silicon Light Machines by me and individuals working with me and under my direction, the subject matter of Claim 1 can be produced and was produced at Silicon Light Machines prior to December 1989. Moreover, as tested to the satisfaction of myself and my co-inventors, these grating light valves were shown to modulate the amount of light reflected by them from a light source, thereby demonstrating that the grating light values made prior to August 11, 1989, by myself and co-inventors, in fact "worked for the intended purpose" in that they showed utility

as grating light valves.

All statements made herein are of my own knowledge are true and all statements made on information and belief are believed true. Further, I am aware that willful false statements and the like are punishable by fine, imprisonment, or both, 18 USC 1001, and that such willful false statements may jeopardize the validity of U.S. Patent Application 10/029,875 and any patent to issue thereon.

Date 7/4/01

James A. Hunter

## EXHIBIT A

 Runsheet
 Munsneel

### Lot Number:

STEP#	STEP	PROCESS	INIT	DATE
1	WAFER START	Primetype <> Silicon Vendor  Resistivity: ohm-cm; Lot #:		
2	DRY	/ <u>_</u> /		

STEP#	STEP	PROCESS	INIT	DATE
3 3		PROCESS  Pre Clean (wbmetal) 6 cycle dump rinse Add 3 1000 Å oxide test wafers  550° C amorphous silicon deposition Target 870Å? redo? Recipe: Furnace: TYSTAR1  Deposition rate from test run: Å/min	INIT	DATE
		Deposition time: minutes         Measure (thickness):         Flat		,
4	POST MASK	Mask: Level Rev Singe (singe oven) 20 minutes 150° C  Spin Resist (svgcoat) Prime, Spin and Prebake Program 1 (run Program 10 to prime lines)		

•

STEP#	STEP	PROCESS	INIT	DATE
		Expose (ultratech)  Reticle =, Field =		
		Exposure:		
		Focus Offset:		
		Develop/Inspect (svgdev) Develop and Postbake Program 1	<del></del>	
		Wafer #:		
,		Verniers:		
	,	Dagger:		
·		Lines:		
		Corners:		
5	DESCUM	Descum (drytek2) Recipe: descum 2.5 minute etch		
6	POST ETCH	Etch (drytek2) Recipe: Etch Time: minutes		

STEP#	STEP	PROCESS	INIT	DATE
	·	Final Inspect (same wafer from photo):		
		Wafer #:		
		Verniers:	1 1 1 1 1	
		Dagger:		
		Lines:		1
		Corners:		
7		Strip Resist (wet)		
	RESIST STRIP	(wbnonmetal)		
		20 minutes Piranha 10 minutes Piranha		
		10 minutes Pirama		
8	l .	Outside Services: Strataglass Call courier for pickup (Add 2-3 pre-stress test wafers)	<	
	NITRIDE DEPOSITION	LPCVD Nitride: Target <u>850</u> Å DCS:NH <sub>3</sub> Ratio:		
		Measure (RI):		
		<u>Flat</u> <u>Center</u> <u>Top</u>		
		Door: Å		
		Center: Å		
		Jungle: Å		

STEP#	STEP	PROCESS	INIT	DATE
		Measure (thickness):	Ī —	
		<u>Flat Center Top</u>		
		Door: Å		
		Center: Å		
		Jungle: Å		
		Measure (stress):		
		Door: MPa		
		Center: MPa		
		Jungle: MPa		
		·		
				·
9	RIBBON MASK	Mask: Level Rev		
		Singe (singe oven) 20 minutes 150° C		
	•	Spin Resist (svgcoat)		
		Prime, Spin and Prebake Program 1 (run Program 10 to prime lines)		
		Expose (ultratech) Reticle =, Field =		

STEP#	STEP	PROCESS	INIT	DATE
		Exposure:		
		E Off		
		Focus Offset:		
			<u> </u>	
		·		
		Develop/Inspect		
		(svgdev) Develop and Postbake Program 1		
		Wafer #:		
	·	Verniers:		·
		Dagger:		
		Lines:		
		Corners:		
10	DESCIM	D		
10	DESCUM	Descum (drytek2)		
		Recipe: descum	:	
		2.5 minute etch		
11	RIBBON ETCH	(amtatchar)		<del></del>
	Eich	Recipe:		
		Etch Time: minutes		
		July 1		
		and and		•
		Recipe: minutes & & & & & & & & & & & & & & & & & & &		
	l			

Resist strip?

STEP#	STEP	PROCESS	INIT	DATE
t		Final Inspect (same wafer from photo):		
		Wafer #:		
		Verniers:		
		Dagger:		
		Lines:		
		Corners:		
12	CIS METAL SPUTTER			
	STOTIER	30 seconds 50:1 HF		
		Metal Dep		
		(gryphon)		
		Equivalent oxide etch Sputter Deposition Target: <u>3000</u> 人		:
		Measure (Rs):		
		<u>Flat</u> <u>Center</u> <u>Top</u>		
		ohm/sq		
13	M2 MASK	Mask: Level Rev		
		Singe (singe oven) 20 minutes 150° C		

\*

STEP#	STEP	PROCESS	INIT	DATE
		Spin Resist (svgcoat) Prime, Spin and Prebake Program 1 (run Program 10 to prime lines)		
		Expose (ultratech)  Reticle =, Field =		
		Exposure:  Focus Offset:		·
		Develop/Inspect (svgdev) Develop and Postbake Program 1	<del></del>	
		Wafer #:  Verniers:		
		Dagger: Lines:  Corners:		
14	DESCUM	Descum (drytek2) Recipe: descum 2.5 minute etch		
15		Pour fresh etchant Etchant: (wbmetal)		

₹.

STEP#	STEP	DDOCEGG		
		PROCESS  Etch metal to clear	INIT	DAT
	Í			
	1	Etch Time: minutes		
į	}	·		
		•		
				1
16				
16	RESIST ASH	Strip Resist (dry)	<del></del>	
		(matrix)	<del></del>	
		Recipe: newlotemp		
	į	Strip Time: minutes		
		Post Clean		
		6 cycle Dump Rinse		
		(wbmetal)		
17	PARTIAL	WAFERS NEED TO GO TO SLM	<del> </del>	
	RELEASE	NOE? clean?		
18	CONTACT	NO ∈ ? clean?Mask: Level Rev	+	
1	MASK	100		
İ		Singe		
	1	(singe oven)		
		20 minutes 150° C		
ļ		Spin Resist	1	
-		(svgcoat)		
		Prime, Spin and Prebake Program 1		
		(run Program 10 to prime lines)		
1		1		
- 1		i		
j				
- 1	İ			
	1			
	į			

STEP#	STEP	PROCESS	INIT	DATE
STEP#	STEP	Expose (ultratech) Reticle =, Field =  Exposure:  Focus Offset:  Develop/Inspect (svgdev) Develop and Postbake Program 1  Wafer #:  Verniers:	INIT	DATE
		Dagger: Lines: Corners:		
19	DESCUM	Descum (drytek2) Recipe: descum 2.5 minute etch		
20	CONTACT ETCH	Etch		

٠.

STEP#	STEP	PROCESS	INIT	DATE
		Final Inspect (same wafer from photo):		
		Wafer #:		
		Verniers:		
		Dagger:		
		Lines:		
		Corners:		
21	METAL EVAP	WAFERS NEED TO GO TO LANCE GODDARD	500 Å	
22	ALLOY	simulate seal turnase?		
23	FINAL RELEASE	1		

.

•

# **EXHIBIT B**

RUNSH EET DETAIL ED DESCRI PTION

Step #	Step Name	Comments	Claim Poforonce
1	WAFER START		Claim Reference
	WAFER START	Starting Si Substrate	Claim 1, "a substrate"
2	DBA CAIDATION	Crow on inculating dialoctric	Claim 1, "a dielectric layer
	AMORPHOUS SILICON	Grow an insulating dielectric	formed on the substrate"
3	DEP	Deposit Si sacrifiical layer	NA
	DEF	Photo patterning of ribbon	INA
4	POST MASK	anchor	NA
5		Ashing of residual photoresist	
6		Forms ribbon anchor "mold"	
7	PIRANHA RESIST STRIP	Strips resist	NA NA
	STRATAGLASS	Strips resist	IVA
	THERMAL NITRIDE		Claim 4 "a niversity of
8	DEPOSITION	Ribbon material deposition	Claim 1, "a plurality of ribbons"
— <u> </u>	DEFOSITION	Ribbon material deposition	Claim 1, "a plurality of
9	RIRRON MASK	Photo patterning of ribbon	ribbons"
10	DESCLIM	Ashing of residual photoresist	NIA
	DEGCOIVI	Ashing of residual photoresist	Claim 1, "a plurality of
11	RIBBON ETCH	Etching of ribbon	ribbons"
<b></b> -	KIBBON LTCH	Deposition of thick metal	HDDOHS
12	CIS METAL SPUTTER	wiring	NA
		Photo patterning of thick metal	IVA
13	M2 MASK		NA
14		Ashing of residual photoresist	NA
15	WET METAL ETCH	Etching of thick metal wiring	NA
16	RESIST ASH		NA
	NEGIOT ACT	Exposes dielectric on	IVA
		substrate without releasing	Claim 1, "a conductive trace
17	PARTIAL RELEASE	ribbons fully	on the dielectric layer"
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	THE BOTTS TURY	Claim 1, contact for "a
		Photo patterning of contact	conductive trace on the
18	CONTACT MASK	nole for conductive metal trace	dielectric laver "
19	DESCUM	Ashing of residual photoresist	NA
<del>''</del>	22000	, terming of residual priotoresist	Claim 1, contact for "a
		Etching of contact hole for	conductive trace on the
20	CONTACT ETCH	conductive metal trace	dielectric layer"
<del>                                     </del>	30117701 27011	Conductive metal trace	Claim 1, "a conductive trace
21	MFTAL FVAP	Formation of conductive trace	on the dielectric layer "
	,VIC 17 12 C V7 (1	. c.maton of conductive trace	Claim 1, contact for "a
			conductive trace on the
22	ALLOY		dielectric layer"
	7,1201		Claim 1, "a plurality of
23	FINAL RELEASE	Fully releases ribbons	ribbons"
4		1 110 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	